

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (previously presented) A branch prediction apparatus in a processor including address selection logic for providing a fetch address to an instruction cache, the fetch address used to select lines of the instruction cache; the apparatus comprising:
first and second branch predictors, for providing first and second target address predictions of an unconditional branch instruction to the address selection logic;
instruction decode logic, configured to receive and decode said unconditional branch instruction and to generate a type thereof; and
branch control logic, configured to control the address selection logic to select said first prediction as the fetch address, said first prediction selecting a first line of the instruction cache;
wherein said branch control logic is further configured to subsequently selectively control the address selection logic, based on said branch instruction type, to select said second prediction as the fetch address, said second prediction selecting a second line of the instruction cache.
2. (original) The apparatus of claim 1, further comprising:
comparison logic, coupled to said first and second branch predictors, for comparing said first and second target address predictions.
3. (original) The apparatus of claim 2 wherein said type includes a specification of whether said branch instruction is a return type branch instruction.
4. (original) The apparatus of claim 3, wherein said branch control logic controls the address selection logic to select said second target address prediction if said branch instruction type is a return instruction and said first and second predictions miscompare.
5. (original) The apparatus of claim 4, wherein said second branch predictor comprises a call/return stack for providing said second target address prediction of said return instruction.
6. (previously presented) The apparatus of claim 2, wherein said type includes a specification of whether said unconditional branch instruction is a program counter-relative type branch instruction.
7. (original) The apparatus of claim 6, wherein said branch control logic controls the address selection logic to select said second target address prediction if said

branch instruction type is a program counter-relative branch instruction and said first and second predictions miscompare.

8. (previously presented) The apparatus of claim 7, wherein said second branch predictor comprises an arithmetic unit for calculating said second target address prediction based on an instruction pointer of said unconditional branch instruction.
9. (previously presented) The apparatus of claim 8, wherein said arithmetic unit calculates said second target address prediction using said instruction pointer of said unconditional branch instruction.
10. (previously presented) The apparatus of claim 2, wherein said type includes a specification of whether said unconditional branch instruction is a direct type branch instruction.
11. (original) The apparatus of claim 10, wherein said branch control logic controls the address selection logic to select said second target address prediction if said branch instruction type is a direct branch instruction and said first and second predictions miscompare.
12. (previously presented) The apparatus of claim 2, wherein said type includes a specification of whether said unconditional branch instruction is an indirect type branch instruction.
13. (original) The apparatus of claim 12, wherein said branch control logic controls the address selection logic not to select said second target address prediction if said branch instruction type is an indirect branch instruction.
14. (original) The apparatus of claim 13, wherein said second branch predictor comprises a branch target buffer for caching branch target addresses of previously executed indirect branch instructions.
15. (previously presented) The apparatus of claim 2, wherein said first and second predictors are also configured to provide said first and second target address predictions of a conditional branch instruction to the address selection logic, wherein said type includes a specification of whether said branch instruction is a conditional type branch instruction.
16. (original) The apparatus of claim 15, wherein said branch control logic controls the address selection logic to select said second target address prediction if said branch instruction type is a conditional branch instruction and said first and second predictions miscompare.
17. (original) The apparatus of claim 15, wherein said first and second predictors provide first and second direction predictions of said conditional branch instruction to said branch control logic for predicting whether said conditional branch instruction will be taken.
18. (original) The apparatus of claim 17, further comprising:

second comparison logic, coupled to said first and second branch predictors, for comparing said first and second direction predictions of said conditional branch instruction.

19. (original) The apparatus of claim 18, wherein said branch control logic controls the address selection logic to select an instruction pointer of a next sequential instruction to said conditional branch instruction as the fetch address if said second direction prediction predicts said conditional branch instruction will not be taken.
20. (original) The apparatus of claim 19, wherein said branch control logic controls the address selection logic to select said next sequential instruction pointer if said second direction prediction predicts said conditional branch instruction will not be taken and said first and second direction predictions miscompare.
21. (original) The apparatus of claim 2, wherein said branch control logic subsequently selectively controls the address selection logic based on said branch instruction type to select said second prediction as the fetch address if said first and second predictions do not match.
22. (previously presented) The apparatus of claim 1, wherein said unconditional branch instruction type comprises an Intel IA-32 instruction set branch instruction type.
23. (original) The apparatus of claim 1, wherein said first branch predictor receives the instruction cache fetch address and provides said first target address prediction in response to the fetch address.
24. (previously presented) The apparatus of claim 23, wherein said first branch predictor provides said first target address prediction in response to the fetch address whether or not a unconditional branch instruction is present in a third line of the instruction cache; said third instruction cache line selected subsequent to selection of said first instruction cache line.
25. (previously presented) The apparatus of claim 23, wherein said first branch predictor provides said first target address prediction prior to said instruction decode logic decoding said unconditional branch instruction.
26. (original) The apparatus of claim 1, wherein said first branch predictor comprises a branch target address cache indexed by the instruction cache fetch address.
27. (original) The apparatus of claim 1, wherein said first branch predictor comprises a speculative call/return stack.
28. (previously presented) A branch prediction apparatus in a processor, comprising:
first and second branch predictors, for making first and second predictions of a target address of an unconditional branch instruction;
comparison logic, coupled to said first and second branch predictors, configured to provide a comparison of said first and second predictions;
instruction decode logic, configured to decode said unconditional branch instruction and to generate a type thereof; and

control logic, coupled to said instruction decode logic, for causing the processor to branch based on said first prediction;
wherein said control logic selectively overrides, based on said type of said branch instruction and said comparison, said first prediction with said second prediction.

29. (original) The apparatus of claim 28, wherein said instruction decode logic decodes and generates said branch instruction type subsequent to said first branch predictor making said first prediction.

30. (original) The apparatus of claim 28, wherein said second branch predictor makes said second prediction in response to said instruction decode logic decoding said branch instruction.

31-33. (canceled)

34. (original) The apparatus of claim 28, wherein said comparison logic compares first and second target addresses in said first and second predictions, respectively.

35. (original) The apparatus of claim 34, wherein said control logic selectively overrides, based on said type of said branch instruction, said first prediction with said second prediction by causing the processor to branch to said second target address if said first and second target addresses do not match.

36. (previously presented) A pipelined processor, comprising:
a speculative branch predictor, for making a speculative prediction of an unconditional branch instruction;
control logic, coupled to said speculative branch predictor, for branching the processor based on said speculative prediction;
instruction decode logic, configured to decode and generate a type of said branch instruction; and
a non-speculative branch predictor, coupled to said instruction decode logic, for making a non-speculative prediction of said unconditional branch instruction;
wherein said control logic subsequently selectively branches the processor based on said non-speculative prediction and said branch instruction type.

37. (original) The processor of claim 36, further comprising:
an instruction cache, coupled to an address bus for receiving a fetch address, said fetch address selecting a line of instructions for provision to said instruction decode logic.

38. (original) The processor of claim 37, wherein said speculative branch predictor makes said speculative prediction even though a possibility exists that no branch instruction is present in said line of instructions.

39. (previously presented) The processor of claim 36, wherein said non-speculative branch predictor makes said non-speculative prediction in response to said instruction decode logic decoding said unconditional branch instruction.

40-44. (canceled)

45. (previously presented) A method for branching in a pipelined processor, comprising:

generating a speculative target address of an unconditional branch instruction;
branching the processor to said speculative target address;
decoding said unconditional branch instruction after said branching;
generating a non-speculative target address of said unconditional branch instruction after said decoding;
determining a branch type of said unconditional branch instruction;
determining whether said speculative and non-speculative target addresses match;
and
selectively branching, based on said branch type, to said non-speculative target address if said speculative and non-speculative target addresses do not match.

46. (original) The method of claim 45, further comprising:

determining if said branch type is a program counter-relative type branch instruction;
wherein said selectively branching comprises branching to said non-speculative target address if said speculative and non-speculative target addresses do not match and if said branch type is a program counter-relative type branch instruction.

47. (original) The method of claim 45, further comprising:

determining if said branch type is a return type branch instruction;
wherein said selectively branching comprises branching to said non-speculative target address if said speculative and non-speculative target addresses do not match and if said branch type is a return type branch instruction.

48. (previously presented) The method of claim 45, further comprising:

determining if said branch type is an indirect type branch instruction;
wherein said selectively branching comprises branching to said non-speculative target address if said speculative and non-speculative target addresses do not match and if said branch type is an indirect type branch instruction.

49. (original) The method of claim 45, further comprising:

determining if said branch type is an indirect type branch instruction;
wherein said selectively branching comprises not branching to said non-speculative target address if said branch type is an indirect type branch instruction.

50. (original) The method of claim 45, further comprising:

generating a non-speculative direction prediction of said branch instruction after said decoding said branch instruction; and
branching to a next sequential instruction pointer after said branch instruction if said non-speculative direction prediction indicates said branch instruction will not be taken.

